DECODING EDA IN IC PHYSICAL DESIGN: EXPLORING DESIGN, FLOW ALGORITHMS, AND TOOLS
Keywords:
Electronic Design Automation (EDA), Integrated Circuit (IC) Physical Desig, Machine Learning In Chip Design, 3D IC Technolog, Quantum Computing EDAAbstract
This comprehensive article explores the critical role of Electronic Design Automation (EDA) in modern Integrated Circuit (IC) physical design. It examines the evolving landscape of semiconductor manufacturing, detailing the key stages of IC physical design, including floorplanning, placement, routing, and timing analysis. The article delves into the sophisticated flow algorithms that drive EDA tools, discussing wire length optimization, signal delay minimization, and power distribution balancing. It also highlights the features of leading EDA tools and their integration of advanced algorithms. Finally, the piece looks toward the future of EDA in IC design, exploring the potential impact of machine learning, 3D IC design, and quantum computing on the field.
References
Semiconductor Industry Association, "2023 State of the U.S. Semiconductor Industry," 2023. [Online]. Available: https://www.semiconductors.org/2023-state-of-the-u-s-semiconductor-industry/
D. Z. Pan, L. Liebmann, B. Yu, X. Xu and Y. Lin, "Pushing Multiple Patterning in Sub-10nm: Are We Ready?," 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2015, pp. 1-6, https://dl.acm.org/doi/10.1145/2744769.2747940
C. J. Alpert, Z. Li, M. D. Moffitt, G. J. Nam, J. A. Roy and G. Tellez, "What Makes a
Design Difficult to Route," 2010 19th International Conference on Computer Aided Design (ICCAD), San Jose, CA, USA, 2010, pp. 7-11, doi: 10.1109/ICCAD.2010.5653595. [Online]. Available: https://dl.acm.org/doi/abs/10.1145/1735023.1735028
V. Joshi et al., "Machine Learning-Based Electronic Design Automation: A Survey," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 11, pp. 3764-3787, Nov. 2022, doi: 10.1109/TCAD.2022.3197506. [Online]. Available: https://arxiv.org/abs/2102.03357
A. B. Kahng, "Machine Learning Applications in Physical Design: Recent Results and Directions," 2018 International Symposium on Physical Design (ISPD), Monterey, CA, 2018, pp. 68-73, doi: 10.1145/3177540.3177560. [Online]. Available: https://dl.acm.org/doi/10.1145/3177540.3177554
Z. Xie et al., "RouteNet: Routability Prediction for Mixed-Size Designs Using Convolutional Neural Network," 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, USA, 2018, pp. 1-8, doi: 10.1145/3240765.3240843. [Online]. Available: https://ieeexplore.ieee.org/document/8587655
G. E. Moore et al., "Progress in Digital Integrated Electronics," in IEEE Solid-State Circuits Society Newsletter, vol. 20, no. 3, pp. 36-37, Sept. 2015, doi: 10.1109/N-SSC.2006.4804410. [Online]. Available: https://ieeexplore.ieee.org/document/4804410
L. Liebmann, A. Chu and P. Gutwin, "The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme," 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, 2015, pp. T12-T13, doi: 10.1109/VLSIT.2015.7223684. [Online]. Available: https://www.spiedigitallibrary.org/conference-proceedings-of-spie/9427/1/The-daunting-complexity-of-scaling-to-7NM-without-EUV/10.1117/12.2175509.short
Y. Lin et al., "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement," 2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 2019, pp. 1-6, doi: 10.1145/3316781.3317803. [Online]. Available: https://ieeexplore.ieee.org/document/9122053
S. K. Lim, "Design for High Performance, Low Power, and Reliable 3D Integrated Circuits," in IEEE Transactions on Multi-Scale Computing Systems, vol. 1, no. 2, pp. 76-85, April-June 2015, doi: 10.1109/TMSCS.2015.2478696. [Online]. Available: https://link.springer.com/book/10.1007/978-1-4419-9542-1
